15 OFB.

PATENT Surler

EE

THE UNITED STATES PATENT AND TRADEMARK OFFICE BOARD OF PATENT APPEALS AND INTERFERENCES

| 5 | | | | | | | |
|----------------|--------------|----------------------------|--------------------------|-----------|------------------------|------------------|---------|
| 7 | In Re Applic | ation of: Vladislav Vashch | enko) | | | | |
| 8 | | |) | | | | |
| 9 | | |) | | | | |
| 10 11 12 | Serial No.: | 09/944,426 |)) Examiner: | Ori Nadav | | E | |
| 13 14 | Filed: | 8/30/2001 |) Art Unit: | 2811 | ه و میر . معطّ می د یا | AUG 20 | RECEIVI |
| 15 | For: HIGH | H HOLDING VOLTAGE | , | | , | OLOG' | C. |
| 16 | | E STRUCTURE) | | | | 20 37 CI | - |
| 17 | | |) | | | O 2003 CENTER | /ED |
| 18 | | |) | | | L'A CE | |
| 19 | -P | |) | | * | 2800 | |
| 20 | | | | | • | 00 | |
| 21 | | | | | | | |
| 22 | | | PEAL BRIEF | | | | |
| 23 | | * | F APPELLANTS' AP | | | | |
| 24 | <u>TC</u> | THE BOARD OF PATEN | <u>IT APPEALS AND II</u> | NTERFEREN | <u>ICES</u> | | |
| 25 | | | | | | | |

26
27 Hon. Commissioner of
28 Patents and Trademarks
29 Washington, DC 20231
30

B1 Dear Sir:

The Appellants hereby submit this Brief in triplicate in support of their appeal from a final rejection by the Examiner, mailed April 17, 2003 and follow-up Advisory Action mailed August 8, 2003, in the above case. The Appellants respectfully request consideration of this appeal by the Board of Patent Appeals and Interferences for allowance of the above patent application.

37

08/20/2003 RWONDAF1 00000013 09944426

02 FC:1402 320.00 OP

Serial No. 09/944,426

APPEAL BRIEF

| 37 | | TABLE OF CONTENTS | |
|----|-------|-----------------------------------|----|
| 38 | | | |
| 39 | I. | REAL PARTY IN INTEREST | |
| 40 | П. | RELATED APPEALS AND INTERFERENCES | |
| 41 | Ш. | STATUS OF THE CLAIMS4 | |
| 42 | IV. | STATUS OF AMENDMENTS | |
| 43 | V. | SUMMARY OF INVENTION | |
| 44 | VI. | ISSUES11 | |
| 45 | VII. | GROUPING OF CLAIMS | |
| 46 | VIII. | ARGUMENT12 | 20 |
| 47 | IX. | APPENDIX21 | |
| 40 | | | |

| 48 | I. REAL PARTY IN INTEREST | | |
|----------|---|--|--|
| 49 | The real party in interest is National Semiconductor Corporation, a corporation o | | |
| 50 | Delaware having a principle place of business at 2900 Semiconductor Drive, M/S D3- | | |
| 51 | 579, Santa Clara, CA 95051 | | |
| 52 | | | |
| 53 54 | II. RELATED APPEALS AND INTERFERENCES | | |
| 55 56 | There are no related appeals or interferences | | |
| 57 | III. STATUS OF THE CLAIMS | | |
| 58 | Claims 1-6 are currently pending. Claim 1 is withdrawn from consideration and i | | |
| 59 | not being appealed. | | |
| 60 | | | |
| 61 | IV. STATUS OF AMENDMENTS | | |
| 62 | No after final amendment was made. | | |
| 63 | V. SUMMARY OF INVENTION | | |
| 64 | | | |
| 65 | The invention relates to a LVTSCR-like structure for electrostatic discharge (ESD) | | |
| 66 | protection, which has a higher holding voltage than a prior art LVTSCR, by including | | |
| 67 | additional p and n regions in a p-well, to define at least one forward biased p-n junction in | | |
| 68 | the p-well. | | |
| 69 | VI. ISSUES | | |
| 70 | The issue is whether the prior art cited, namely Ham, discloses a structure having a p-n | | |
| 71 | junction in the p-well that is forward biased during normal operation. | | |
| 72 | VII. GROUPING OF CLAIMS | | |
| 73 | Claims 2-6 were rejected based on the common argument that Ham anticipates the | | |
| 74 | invention defined in the claims. | | |
| | Serial No. 09/944,426 APPEAL BRIE | | |

| 76 | Summary of arguments: | | | |
|-----|---|--|--|--|
| 77 | Claims 2-6 were rejected under 35 USC 102(b) in view of Ham. | | | |
| 78 | The examiner argues that Ham teaches in figure 7 a method that includes | | | |
| 79 | providing a p-n junction diode 40,42 in the p-well that is forward biased during normal | | | |
| 80 | operation. | | | |
| 81 | It is respectfully submitted that there is no forward biased p-n junction anywhere | | | |
| 82 | in Ham. In fact the only biased junctions are the following: | | | |
| 83 | a) The p-well/n-well junction, which is reverse biased (n-well connected to | | | |
| 84 | VDD and p-well connected to VSS). | | | |
| 85 | b) A reverse biased junction between p+ region 48 (tied to I/O pad) and n- | | | |
| 86 | well (tied to the higher voltage VDD). This is described in column 4, | | | |
| 87 | lines 59-67 and shown in Figure 8 as reverse biased diode 56. | | | |
| 88 | c) A reverse biased diode between the p-well (tied to VSS) and n+ region | | | |
| 89 | 44 (tied to the I/O pad). This is shown in Figure 8 as reverse biased | | | |
| 90 | diode 54). | | | |
| 91 | (The regions 40, 42 are both tied to VSS and therefore the p-n junctions across | | | |
| 92 | these two regions is not biased. Similarly the regions 50, 52 are both tied to VDD and | | | |
| 93 | therefore the junction between them is also not biased.) | | | |
| 94 | Thus, Ham has no forward biased junctions. | | | |
| 95 | In contrast to Ham, the present application has two p-n junctions in the p-well, | | | |
| 96 | namely (p+ region 420/n+ region 422) and (p+ region 424/n+ region 426) (see page 5, | | | |
| 97 | lines 36-38). The electric field across the structure between drain 406, 408 and source, | | | |
| 98 | biases the two diodes in a forward direction to provide the additional current path when | | | |
| 99 | they break down at approximately 1V (see page 6, lines 12-14). | | | |
| 100 | The examiner argues that Vdd can be positive or negative and refers to column 4, | | | |
| 101 | lines 59-62. There is no such support in the cited section of Ham. | | | |
| 102 | The examiner also argues that the limitation of a forward biased p-n junction is | | | |
| 103 | not recited in the claims. However the amendment filed February 10, 2003 clearly | | | |
| 104 | includes this limitation. In the case of claim 3 it is stated that the current path is from | | | |
| 105 | anode to cathode, which is also not disclosed in Ham. | | | |
| 106 | | | | |

VIII. ARGUMENT

75

| 107 | Since Claims 2-6 are distinguishable over the prior art, allowance of the claims 2-6 is |
|------------|---|
| 108 | respectfully requested. |
| 109 110 | |
| 111 | |

Serial No. 09/944,426

| 112 | |
|---|--|
| 113 | |
| 114 | |
| 115 | |
| 116 | |
| 117 | |
| 118 | |
| 119 | |
| 120 | |
| 121 | |
| 122 | |
| 123 | |
| 124 | |
| 125 | Charge Our Deposit Account |
| 126 | If there are any further charges not accounted for herein, please charge them to our |
| 127 | deposit account No. 140448 |
| 128 | |
| 129 | Respectfully submitted, |
| 130 | Vollrath & Associates |
| 131 | |
| 132 133 134 135 136 137 138 | Date: 3/16/, 2003 Jurgen K. Vollrath Reg. No. 49,098 Attorney for Appellants |

| 138 | IX. | APPE | NDIX |
|-----|-----|------|---|
| 139 | | 2 | A method of increasing the holding voltage of a LVTSCR structure, |
| 140 | | | comprising forming at least one additional p-region and n-region |
| 141 | | | inside a p-well of the structure to define a p-n junction that is forward |
| 142 | | | biased during normal operation. |
| 143 | | 3. | A method of increasing the holding voltage of a LVTSCR-like |
| 144 | | | structure having an anode and a cathode, comprising providing an |
| 145 | | | alternative current path from anode to cathode through a p-well of the |
| 146 | | | structure, other than purely the current path from anode to cathode |
| 147 | | | through the p-material of the p-well. |
| 148 | | 4. | A method of claim 3, wherein the alternative current path defines a |
| 149 | | | lower resistance current path than the p-well. |
| 150 | | 5. | A method of claim 4, wherein the lower resistance current path takes |
| 151 | | | the form of at least one p-n junction that is forward biased under |
| 152 | | | normal operating conditions, formed in the p-well. |
| 153 | | 6. | A method of claim 4, wherein at least one diode is formed in the p- |
| 154 | | | well which provides a low resistance current path once the voltage |
| 155 | | | across the at least one diode is exceeded. |
| 156 | | | |
| 157 | | | |